

Top → Structural

instantiation → ^{is like} module
not behavioral
no → always / output reg

* → inputs, outputs
→ internal signals, wires
→ instantiation

parity - c tb → any file tb

time scale 1ns / 1ps (could be 100ps) should ~~not~~ finish with -tb
module ; module name

reg inputs → wire
wire outputs → wire

instantiation
initial begin at t=0
time * delay
odd even
odd odd
even even
even odd
not able to

Cases

* stop ;
end
endmodule

Symbolic / Logic Strength

St0 → Strong 0

St1 → Strong 1

HiZ → High Impedance

StX^x → unknown

7-down

⇒ ~~RTL file have to be the same of~~ ~~rtl module~~ ~~code~~ ~~name~~

⇒ name of module you instantiate in Tb must be the same of RTL module code.

Mux tb

par ser

Bus ≡ +

in wave form

sel → 00
→ 01
→ 10